このウェブサイトは Cookie を使用しています。このサイトを使用すると、Cookie の使用に同意したことになります。詳細については、こちらをご覧くださいプライバシーポリシー.

画像は参考用です。製品仕様を参照してください。

注文金額が

$5000

得る $50 割引!

ZL30772LFG7

Name: ZL30772LFG7
Rating: 4.5 (10 reviews)

Clock Generators & Support Products Dual Channel 1588 Timing Card

ブランド: Microchip Technology

製造元部品 #: ZL30772LFG7

データシート: ZL30772LFG7 データシート (PDF)

パッケージ/ケース: 80-VFLGA

RoHS ステータス:

在庫状況: 7,734 個、新しいオリジナル

Warranty: 1 Year Ovaga Warranty - Find Out More

簡単な見積もり

RFQを提出してください ZL30772LFG7 またはメールでご連絡ください: メール: [email protected], 12時間以内にご連絡させていただきます。

数量^*

メール^*

連絡先名^*

会社

述べる

ZL30772LFG7 概要

The ZL30772 offers two independent timing channels of a combined hardware and software platform including IEEE 1588-2008 Precision Time Protocol Stack and Synchronization Algorithms. Using Microsemi’s miTimePLL timing technology, this device offers new and improved features for 5G transport and wireless infrastructure equipment. This device is ideal for timing card applications in systems that need to support 10G/40G and 100G Phys.

Click here for the list of supported IEEE 1588-2008 PTP Profiles and Equipment Clock Specifications

AN3467 Crystals and Oscillators for Next Generation Timing Solutions

ZLAN-649 ZL3067x Power Supply Decoupling and Layout Practices

ZLAN-656 Redwood PSNR

ZLAN-664 Board Design Recommendations for Redwood

ZLAN-672 Generating JESD204B Clock SYSREF Using Redwood

ZLAN-683 Assembly and PCB Layout Guidelines for 80-lead LGA Package

ZLAN-724 Phase Measurement Compensation for Redwood

ZLAN-728 Indirect Read and Write Procedure

特徴

Two independent DPLL channels

Precise phase/frequency measurement and tuning lower system latency to meet 4G LTE, 5G & Wireless Infrastructure

Ultra-fast lock to GPS/GNSS and 1PPS for faster power-up time for 4G LTE, 5G & Wireless Infrastructure

Precise chip-to-chip time interfaces use less backplane traces for 1PPS distribution for chassis systems

Split oscillator option lowers cost, lowers jitter, and provides redundancy

SyncE assist for high-accuracy IEEE 1588 provide lower cost end applications to assist IEEE1588 for time

Sophisticated packet clock recovery algorithms are field proven and most widely deployed by Carriers

Fully compliant to EEC (G.8262), SEC (G.813), GR-253 SMC and GR-1244 Stratum 3

Packet-timing compliance with ITU-T G.8261, G.8263, G.8273.2 (class A, B, C, D), G.8273.4

Enables 5G wireless applications with sub 100ns time/phase alignment requirements

Excellent jitter performance of 240fs RMS in the 12 kHz to 20 MHz band meets jitter requirements for 10G/40G and 100G PHYs

Two programmable ultra-low jitter synthesizers generate any frequency from 0.5 Hz to 1045 MHz

One programmable general purpose synthesizer generates any clock from 0.5 Hz to 180 MHz

8 differential or 16 single ended ultra-low jitter outputs plus two general purpose CMOS outputs

Programmable output advancement/delay to accommodate trace delays or compensate for system routing paths

Up to three programmable digital PLLs/NCOs with loop bandwidth from 0.1 mHz to 470 Hz synchronize to any clock rate from 0.5 Hz to 900 MHz

Accepts up to 10 differential or 10 single ended input references

Full reference monitoring of electrical failures

Automatic hitless reference switching and digital holdover on reference fail with initial holdover accuracy better than 0.1 ppb

Any input reference can be fed with clock, sync (frame pulse), clock /sync pair or clock modulated with sync pulse (embedded PPS ePPS and embedded PP2S ePP2S)

Easy Configuration and dynamic programming via SPI/I2C interface

Factory programming available

Operates from a single crystal resonator or clock oscillator

Central timing function for carrier network equipment compliant to ITU-T G.8262, G.8273.2, G.8273.4
Communications systems timed by any combination of Synchronous Ethernet, IEEE 1588 PTP, or GPS/GNSS
5G wireless CU, DU, and RU systems
5G systems with precise time requirements driven by advanced services such as carrier aggregation, coordinated multipoint, OTDOA location, etc.
Integrated basestation reference clock for 2G through 4G LTE-A macro and micro cells
Carrier routers, access aggregation, wireless backhaul
SONET/SDH systems

仕様

パラメータ	価値	パラメータ	価値
Package	Tray	Product Status	Active
Programmabe	Not Verified	PLL	Yes
Main Purpose	Ethernet, SONET/SDH, Wireless Base Stations	Input	CMOS
Output	CMOS, HCSL, HSTL, LVDS, LVPECL	Number of Circuits	2
Ratio - Input:Output	5:10	Differential - Input:Output	Yes/Yes
Frequency - Max	1.045GHz	Voltage - Supply	1.8V, 3.3V
Operating Temperature	-40°C ~ 85°C	Mounting Type	Surface Mount
Package / Case	80-VFLGA

配送

	配送料	リードタイム
DHL	$20.00-$40.00 (0.50 KG)	2-5 日々
フェデックス	$20.00-$40.00 (0.50 KG)	2-5 日々
UPS	$20.00-$40.00 (0.50 KG)	2-5 日々
TNT	$20.00-$40.00 (0.50 KG)	2-5 日々
EMS	$20.00-$40.00 (0.50 KG)	2-5 日々
登録された航空便	$20.00-$40.00 (0.50 KG)	2-5 日々

処理時間：送料は地域や国によって異なります。

支払い

支払条件		ハンドフィー
	電信送金	銀行手数料 US$30.00 を請求します。
	ペイパル	4.0％のサービス料がかかります。
	クレジットカード	3.5％のサービス料がかかります。
	ウエスタンユニオン	charge US.00 banking fee.
	送金サービス	銀行手数料は 0.00 米ドルかかります。