このウェブサイトは Cookie を使用しています。このサイトを使用すると、Cookie の使用に同意したことになります。詳細については、こちらをご覧くださいプライバシーポリシー.

画像は参考用です。製品仕様を参照してください。

注文金額が

$5000

得る $50 割引 !

Intel EP2C35F672I8

Name: EP2C35F672I8
Brand: INTEL CORP
Rating: 4.8 (10 reviews)

33216 2076 FBGA-672 EP2C35F672I8 Programmable Logic Device (CPLDs/FPGAs) ROHS

ブランド: INTEL CORP

製造元部品 #: EP2C35F672I8

データシート: EP2C35F672I8 データシート (PDF)

パッケージ/ケース: FBGA-672

RoHS ステータス:

在庫状況: 7,629 個、新しいオリジナル

製品の種類: FPGAs (Field Programmable Gate Array)

Warranty: 1 Year Ovaga Warranty - Find Out More

価格設定

*すべての価格は米ドルです

数量	単価	外部価格
1	$269.378	$269.378
200	$104.247	$20849.400
500	$100.584	$50292.000
1000	$98.773	$98773.000

在庫あり: 7,629 PCS

- +

簡単な見積もり

RFQを提出してください EP2C35F672I8 またはメールでご連絡ください: Eメール: [email protected], 12時間以内にご連絡させていただきます。

量^*

Eメール^*

連絡先^*

会社

述べる

EP2C35F672I8 概要

The EP2C35F672I8 is a cutting-edge field-programmable gate array (FPGA) developed by Intel. With an impressive 35,376 logic elements, 1,152 kilobits of embedded memory, and 288 embedded multipliers, this FPGA is designed to deliver high-performance results for a wide range of applications. Operating at a maximum frequency of 315 megahertz and featuring 672 user I/O pins, the EP2C35F672I8 is well-equipped to handle complex tasks with speed and efficiency

特徴

High-density architecture with 4,608 to 68,416 LEs
M4K embedded memory blocks
Up to 1.1 Mbits of RAM available without reducing available logic
4,096 memory bits per block (4,608 bits per block including 512 parity bits)
Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32, and ×36
True dual-port (one read and one write, two reads, or two writes) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes
Byte enables for data input masking during writes
Up to 260-MHz operation
Embedded multipliers
Up to 150 18- × 18-bit multipliers are each configurable as two independent 9- × 9-bit multipliers with up to 250-MHz performance
Optional input and output registers
Advanced I/O support
High-speed differential I/O standard support, including LVDS, RSDS, mini-LVDS, LVPECL, differential HSTL, and differential SSTL
Single-ended I/O standard support, including 2.5-V and 1.8-V, SSTL class I and II, 1.8-V and 1.5-V HSTL class I and II, 3.3-V PCI and PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-, and 1.8-V LVTTL
Peripheral Component Interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 3.0 compliance for 3.3-V operation at 33 or 66 MHz for 32- or 64-bit interfaces
PCI Express with an external TI PHY and an Altera PCI Express ×1 Megacore® function
133-MHz PCI-X 1.0 specification compatibility
High-speed external memory support, including DDR, DDR2, and SDR SDRAM, and QDRII SRAM supported by drop in Altera IP MegaCore functions for ease of use
Three dedicated registers per I/O element (IOE): one input register, one output register, and one output-enable register
Programmable bus-hold feature
Programmable output drive strength feature
Programmable delays from the pin to the IOE or logic array
I/O bank grouping for unique VCCIO and/or VREF bank settings
MultiVolt™ I/O standard support for 1.5-, 1.8-, 2.5-, and 3.3-interfaces
Hot-socketing operation support
Tri-state with weak pull-up on I/O pins before and during configuration
Programmable open-drain outputs
Series on-chip termination support
(Continue .)

仕様

パラメータ	価値	パラメータ	価値
Rohs Code	No	Part Life Cycle Code	Active
Ihs Manufacturer	INTEL CORP	Package Description	FBGA-672
Reach Compliance Code	compliant	HTS Code	8542.39.00.01
Samacsys Manufacturer	Intel	Additional Feature	ALSO REQUIRES 3.3 SUPPLY
Clock Frequency-Max	402.5 MHz	JESD-30 Code	S-PBGA-B672
JESD-609 Code	e0	Length	27 mm
Moisture Sensitivity Level	3	Number of CLBs	2076
Number of Inputs	475	Number of Logic Cells	33216
Number of Outputs	459	Number of Terminals	672
Organization	2076 CLBS	Package Body Material	PLASTIC/EPOXY
Package Code	BGA	Package Equivalence Code	BGA672,26X26,40
Package Shape	SQUARE	Package Style	GRID ARRAY
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY	Qualification Status	Not Qualified
Seated Height-Max	2.6 mm	Supply Voltage-Max	1.25 V
Supply Voltage-Min	1.15 V	Supply Voltage-Nom	1.2 V
Surface Mount	YES	Technology	CMOS
Terminal Finish	TIN LEAD	Terminal Form	BALL
Terminal Pitch	1 mm	Terminal Position	BOTTOM
Width	27 mm

配送

	配送料	リードタイム
DHL	$20.00-$40.00 (0.50 KG)	2-5 日々
フェデックス	$20.00-$40.00 (0.50 KG)	2-5 日々
UPS	$20.00-$40.00 (0.50 KG)	2-5 日々
TNT	$20.00-$40.00 (0.50 KG)	2-5 日々
EMS	$20.00-$40.00 (0.50 KG)	2-5 日々
登録された航空便	$20.00-$40.00 (0.50 KG)	2-5 日々

処理時間：送料は地域や国によって異なります。

支払い

支払条件		ハンドフィー
	電信送金	銀行手数料 US$30.00 を請求します。
	ペイパル	4.0％のサービス料がかかります。
	クレジットカード	3.5％のサービス料がかかります。
	ウエスタンユニオン	charge US.00 banking fee.
	送金サービス	銀行手数料は 0.00 米ドルかかります。